

DDR3L SODIMM1
Maxima 8GBs
RVS
PAGE 11

DDR3L SO-DIMM2
Maxima 8GBs
STD
PAGE 12

DDR3 800 ~ 1333 MT/s

PCI-E Gen 1 x 1 Lane

Realtek RTL8161EH
LAN CHIP
Power :
Package : QFN32
Size : 4 x 4 (mm)
PAGE 25

Halt Mini Card
WLAN / BT Combo
Power :
Package :
Size :
PAGE 29

AMD APU
Processor : Richland Daul / Quad Core
Power : 25 (Watt)
Package : FP2 827-PIN BGA
Size : 27 x 31 (mm)
PAGE 02-05

AMD Topaz XT
Power : 25 (Watt)
Package : S3
Size : 23 x 23 (mm)
PAGE 13-17

VRAM DDR3L x 4 (900 MHz)
128 x 16 x 4, 64 bit
256 x 16 x 4, 64 bit
Max 2GBs
PAGE 18

27MHz
PAGE 16

PCB 6L STACK UP
LAYER 1 : TOP
LAYER 2 : SGND
LAYER 3 : IN1(High)
LAYER 4 : IN2(Low)
LAYER 5 : SVCC
LAYER 6 : BOT

Power Source
BQ24728
System Charge Power (+BATCHG)

G5934R21U
System Discharge Power
(+1.5V/+3V/+5V)
(+3VSUSV/+3VLAVCC/+1.1V)

Ricktek RT8223PZ
System Power (+3VPCU/+5VPCU/
+3VS5/+5VS5)

ISL6277/RT8228AZ/AP3407A/ISL6208BCRZ
Processor Power (+VCC_CORE/
+1.2V/+2.5V/+VDDNB_CORE)

TP551216RUKR
System Memory Power (+1.5VSUS/
+0.75V_DDR_VTT)

AOZ1237QI-02
PCH Power (+1.1VS5)

ADP3211A
DGPU Power (+VGA_CORE/+1.0V_VGA/+3V_VGA/
+1.5V_VGA/+1.8V_VGA/+VDDCI)

USB3.0 Interface
PORT0,1

USB 2.0/3.0 Combo x 2
PAGE 28

USB2.0 x 2

USB2.0 Interface

Camera
8
PAGE 20

Leap Motion
7
PAGE 24

BT
2
PAGE 29

Touch screen
3
PAGE 28

USB2.0 x 2
10, 11, 12
PAGE 28

Fingerprint
2
PAGE 24

Headphone amplifier
HPA0022642RTJR
PAGE 23

Subwoofer amplifier
TPA2012D2 (14")
PAGE 24

Subwoofer amplifier
TPA3111D1PWPR (15"/17")
PAGE 24

Dual Speaker
PAGE 22

Dual Digital MIC
PAGE 20

Realtek ALC3241
Audio Codec
Power :
Package : MQFN
Size : 6 x 6 (mm)
PAGE 22

ENE KB9028QF C
Embedded Controller
TOP
Power :
Package : LQPF128
Size : 14 x 14 (mm)
PAGE 30

FAN Controller
PAGE 27

SLG3NB242
GreenCLK
PAGE 29

25MHz

System BIOS
SPI ROM
PAGE 08

SPI Interface

TPM SLB9656TT
PAGE 29

LPC Interface

SATA - 1st HDD
Package : 9.5 (mm)
Power :
PAGE 27

SATA - ODD
Power :
PAGE 27

SATA0 6GB/s

SATA0 6GB/s

Green CLK
32.768KHz
PAGE 27

UMI x 4
BCLK133M

AMD FCH
Bolton M3
Power : 4.7 Watt
Package : 656pin FCBGA
Size : 24.5 x 24.5 (mm)
PAGE 06-10

PCI-E Gen3 x 8 Lane

DP Port2

DP Port0

RTD2136R
DP to LVDS
Translator
PAGE 19

HDMI Conn
PAGE 21

LCD Conn
PAGE 20

eDP
PAGE 20

System BIOS
SPI ROM
PAGE 08

EC SPI ROM
PAGE 30

Keyboard
PAGE 28

Touch Pad
PAGE 27

G-sensor
PAGE 29

SLG3NB242
GreenCLK
PAGE 29

25MHz

PROJECT : Y23
Quanta Computer Inc.

Size
Document Number
Rev



3



1

1

1

1





Place caps with APU < 1 inch
route PCIe as 85ohm +/- 10%

DP0 output to
eDP to LVDS converter

Display port power 1.5V min 1.2v max : 1.65v

11/27:for eDP dual channel


4/19 HDMI change to DP2 for Comal.

DP2 output to
HDMI connector

note -HDMI P&N can not swap


Note: CLK_APU_HCLKP/N is 100MHZ SSC

Note: CLK_DP_NSSCP/N is 100MHZ non-SSC




11/27:remove for Power no use

Thermal



2/8 : PV change
to short pad



U26D

DP0_TXP[0]

DP0_TXN[0]

DP0_TXP[1]

DP0_TXN[1]

DP0_TXP[2]

DP0_TXN[2]

DP0_TXP[3]

DP0_TXN[3]

DP1_TXP[0]

DP1_TXN[0]

DP1_TXP[1]

DP1_TXN[1]

DP1_TXP[2]

DP1_TXN[2]

DP1_TXP[3]

DP1_TXN[3]

DP2_TXP[0]

DP2_TXN[0]

DP2_TXP[1]

DP2_TXN[1]

DP2_TXP[2]

DP2_TXN[2]

DP2_TXP[3]

DP2_TXN[3]

CLK_APU_P

CLK_APU_N

CLK_DP_P

CLK_DP_N

SVC

SVD

APU_SVT_R

APU_SIC

APU_SID

APU_RST#

APU_PWRGD

APU_PROCHOT#

APU_THERMTRIP#

APU_ALERT

APU_TDI

APU_TDO

APU_TCK

APU_TMS

APU_TRST#

APU_DBRDY

APU_DBREQ#

VSS_SENSE

VDDP_SENSE

VDDNB_SENSE

VDDIO_SENSE

VDD_SENSE

VDDR_SENSE

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27

TP94

TP23

TP21

TP27


TP94


TP23

TP21


APU POWER TABLE

PIN NAME	NET NAME	VOLTAGE
VDD	+VCC_CORE	+1.1V
VDDNB	+VDDNB_CORE	??
VDDIO	+1.5VSUS	+1.5V
VDDP	+1.2V_VDDP	+1.2V
VDDR	+1.2V_VDDR	+1.2V
VDDA	+2.5V_VDDA	+2.5V





Place these PICE AC coupling cap close to FCH



HUDSON-M3

Part 1 of 5

PCI CLKS

PCI EXPRESS INTERFACES


PCI INTERFACE


CLOCK GENERATOR


APU

SE PLUS

HUDSON-M3-A14








STRAPS PINS

OVERLAP COMMON PADS WHERE POSSIBLE FOR DUAL-OP RESISTORS.



REQUIRED STRAPS

		PCI_CLK1		PCI_CLK3	PCI_CLK4	LPC_CLK0	LPC_CLK1	EC_PWM2	CLK_RTC
PULL HIGH		ALLOW PCIE Gen2 DEFAULT		USE DEBUG STRAP	non Fusion CLOCK MODE	AMD internal EC ENABLED	CLKGEN ENABLED DEFAULT	LPC ROM	S5 PLUS MODE ENABLED DEFAULT
PULL LOW		FORCE PCIE Gen1		IGNORE DEBUG STRAP DEFAULT	FUSION CLOCK MODE DEFAULT	EC DISABLED DEFAULT	CLKGEN DISABLED	SPI ROM DEFAULT	S5 PLUS MODE DISABLED


DEBUG STRAPS



FCH has 15K Internal Pull Up for PCI_AD[27:23]






	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL DEFAULT	DISABLE ILA AUTORUN DEFAULT	USE FC PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	DISABLE PCI MEM BOOT DEFAULT
PULL LOW	BYPASS PCI PLL	ENABLE ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	ENABLE PCI MEM BOOT


FCH PWRGD






Place these Caps near So-Dimm0.







Place these Caps near So-Dimm1.




2/7 : PV modify




Local Thermal Sensor

DDR3 Thermal Sensor



If use internal thermal IC, C9007 use 0ohm.



Main:AL000781039

2nd:AL001412005

Main:AL001412003

2nd:AL000431014

G781-1P8(9Ah)





EMC1412-2-ACZL-TR(9Ah)

EMC1412-1-ACZL-TR(98h)

TMP431ADGKR(98h)



PROJECT : Y23
Quanta Computer Inc.



14,16,30,41 +3V_VGA
14,16,29,39,41 +1.8V_VGA
16,41 +1.0V_VGA


- MPLS Implementation**
- Connect GPIO_28 to I/OX pullup to enable MPLS
 - If any of PS_0/1/2/3 is not used, leave "no connect"
 - R_{psu}, R_{pd} and C must be properly populated per tables below
 - Place MPLS circuit components as close to the ASIC as possible
 - Total DC resistance of trace between PS pin and C should be less than 2 ohms
 - Total DC resistance of trace between C and ground should be less than 2 ohms
 - Trace capacitance should be less than 100pF. Resistors should be of +/-1% tolerance

Capacitor Lookup Table

C (pF)	W (mm)	B (mm)
680	00	00
82	01	01
10	10	10
NC	11	11

Resistor Divider Lookup Table

R _{psu} (Ohm)	R _{pd} (Ohm)	BW(3,2,1)
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3480	10500	110
4750	NC	111



MPLS Bit	Strap Name	Description	Recommended Settings
PS_0[1], PS_0[2], PS_0[3]	ROM_CONFIG[0], ROM_CONFIG[1], ROM_CONFIG[2]	If STRAP BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If STRAP BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory aperture size. See Primary Memory Aperture size (p. 25).	Design dependent, see the description.
PS_0[4]	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[5]	N/A	Reserved.	1
PS_1[1]	STRAP_BIF_GEN3_EN_A	PCIE GEN3 capability. 1 = PCIE GEN3 is supported. 0 = PCIE GEN3 is not supported.	Design dependent, see the description.
PS_1[2]	STRAP_BIF_CLK_PEN	Determines whether or not the PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQ#). 0 = The CLKREQ# power management capability is disabled 1 = The CLKREQ# power management capability is enabled	0
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING	Control the transmitter full-half-swing mode 0 = The transmitter half-swing is enabled 1 = The transmitter full-swing is enabled	1
PS_1[5]	STRAP_TX_DEEMPH_EN	PCI EXPRESS# transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	Design dependent, see the description.
PS_2[1]	N/A	Reserved.	0
PS_2[2]	N/A	Reserved.	0
PS_2[3]	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.
PS_2[4]	N/A	Reserved.	1
PS_2[5]	N/A	Reserved.	1
PS_3[1], PS_3[2], PS_3[3], PS_3[4]	BOARD_CONFIG[0], BOARD_CONFIG[1], BOARD_CONFIG[2]	Board configuration related strapping, such as for memory ID	Design dependent, see the description.
PS_3[4]	N/A	Reserved.	1
PS_3[5]	N/A	Reserved.	1

PS_3[3:1]	Vendor	Type	Vendor P/N	PU	PD
000	Hynix- F(huma)	128Mb16 *4, 900Mhz	H5TC2G63PFR-11C	NC	4.75K
001	Micron- K die	128Mb16 *4, 900Mhz	M741J128M16J-T93G:K	8.45K	2K
010	Samsung- Q die	128Mb16 *4, 900Mhz	K4W2G1646Q-BC1A	4.53K	2K
011	Hynix- Huma die	256Mb16 *4, 900Mhz	H5TC4G63APR-11C	6.98K	4.99K
100	Samsung- D die	256Mb16 *4, 900Mhz	K4W4G1646D-BC1A	4.53K	4.99K
101	Micron- E	256Mb16 *4, 900Mhz	M741J256M16HA-093G:E	3.24K	5.62K



BIT5 => BIT0


PS0 => 11001

PS1 => 11000

PS2 => 11000

PS3 => 11000







CONFIGURATION STRAPS-- SEE EACH DATABOOK FOR STRAP DETAILS ALLOW FOR PULLUP PADS FOR THESE STRAPS AND IF THESE GPIOs ARE USED, THEY MUST NOT CONFLICT DURING RESET			RECOMMENDED SETTINGS 0= DO NOT INSTALL RESISTOR 1 = INSTALL 3K RESISTOR X = DESIGN DEPENDANT NA = NOT APPLICABLE	
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS		
TX_PWRS_ENB	GPIO0	PCIE FULL TX OUTPUT SWING	0	
TX_DEEMPH_EN	GPIO1	PCIE TRANSMITTER DE-EMPHASIS ENABLED	X	
RSVD	GPIO2	RESERVED	0	
RSVD	GPIO8	RESERVED	0	
BIF_VGA_DIS	GPIO9	VGA ENABLED	0	
RSVD	GPIO21	RESERVED	0	
BIOS_ROM_EN	GPIO22_ROMCSB	ENABLE EXTERNAL BIOS ROM	0	
ROMIDCFG(2:0)	GPIO[13:11]	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	0 0 1	
VIP_DEVICE_STRAP_ENA	V2SYNC	IGNORE VIP DEVICE STRAPS (Removed on Seymour/Whistler)	0	
RSVD	H2SYNC	RESERVED	0	
AUD[1]	HSYNC	SEE DATABOOK FOR DETAIL	0	
AUD[0]	VSNC	SEE DATABOOK FOR DETAIL	0	
RSVD	GENERICC	RESERVED	0	


NOTE1: AMD RESERVED CONFIGURATION STRAPS




ALLOW FOR PULLUP PADS FOR THESE STRAPS BUT DO NOT INSTALL RESISTOR. IF THESE GPIOs ARE USED, THEY MUST KEEP "LOW" AND NOT CONFLICT DURING RESET.

GPIO21 H2SYNC GENERICC GPIO8 GPIO2




POWER UP / POWER DOWN SEQUENCE



















MEMORY INTERFACE





















20




HDMI Conn.

<https://www.facebook.com/casalaptopguide>


Audio Codec






Subwoofer

For 15.6"/17.3"



12/11:reserve for EMI





GAIN1	GAIN0	Amplifier Gain Setting (typ)	
		V/V	dB
0	0	2	6
0	1	4	12
1	0	8	18
1	1	16	24

For 14.0" only

For TPA2012D2
Non-stuff C609/C618/R419


3/5:PV fine



24


11/29:reserved 15" 4 pin subwoofer CONN

+VIN Cap




Fingerprint




4/13: MV change to 0 ohm



For 17" only

Leap Motion







FCE :NS681684 ,DB0LE6LAN20






A circuit diagram showing four identical voltage sources, each labeled "6V 4", connected in parallel. The positive terminals of all four sources are connected to a single horizontal wire. The negative terminals of all four sources are connected to a single vertical wire, which is then connected to a common ground symbol represented by three horizontal lines of decreasing width.






KEYBOARD Con.




KEYBOARD PULL-UP





USB 2.0/3.0 Combo






2,4,6,8,9,10,11,12,19,20,21,22,23,24,25,26,27,28,29,38
5,7,22,27,28,29,31,32

+3V
+3VPCU



11/28:modify by Talant's mail(CRB)




For GPU thermal
For G-sensor
3/24: MV add, close to U12







4/13: MV change to 0 ohm
4/14: MV change to 0 ohm
2/7: PV modify for option
2/9: change to short pad







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C







KB90280F C






KB90280F C




KB90280F C













<https://www.facebook.com/casalaptopguide>


+1.35VSUS 2,3,4,5,11,12,38



- +VIN 20,24,28,31,32,33,35,36,37,38,39,40,41
- +3VS5 6,8,9,10,22,23,28,29,30,32,35,36,38,39,41
- +5VS5 22,28,29,32,33,35,36,37,38,39
- +5VPCU 31,32




+VIN	20,24,28,31,32,33,34,36,37,38,39,40,41
+3VS5	6,8,9,10,22,23,28,29,30,32,34,36,38,39
+5VS5	22,28,29,32,33,34,36,37,38,39
+1.1VS5	9,38
+5VPCU	31,32




PROJECT : Y23
Quanta Computer Inc.



Size Custom	Document Number +1.1VS5 (AOZ1267)/2.5V	Rev 1A
Date: Wednesday, April 23, 2014		Sheet 65 of 41




CPU TYPE	MOSFET
25W	1H2L/1phase
19W	1H1L/1phase




CPU CORE Volt (25W)
Countinue current:20A
Peak current:34A
OCP minimum:39A



CPU TYPE	MOSFET
25W	1H2L/1phase
19W	1H1L/1phase





VDDNB Volt
Countinue current:14.1A
Peak current:24.1A
OCP minimum:37A





PROJECT : Y23
Quanta Computer Inc.

Size Custom	Document Number CPU Core2 (ISL6208)	Rev 1A
Date: Wednesday, April 23, 2014	Sheet7	of 41







www.facebook.com/casalaptopguide

